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Figure 1 : Block dia.gra,m of a t.ypica.1 voice interfa.ce ca.use of crit,ical rec~uirements on PSRR, CMRR and clyna.iiiic range. This is heca.use under the low-voltage coiistra.int ca.scoding is not, possible if tlie typical threshold voltages a.re about, 0.71'. Thus, a fully different,ial st.riict,ure and long channel devices used in the gain st.a.ges are t,he only possibilities of maintaining t,lie performances. Moreover, process variations have a large influence 011 t.he syst,em behaviour if the design approa.ch is chosen incorrectly. For example, tlie offset, volt,a.ge of the microphone a.mplifier amplified by 40 dB ma.simum ga.in reduces t8he useful dynamic range of t,he A/D convert,er t,liat follows the amplifier, so ca.reful circuit a.nd layout. design techniques are necessary t o minimize these effects. The second important design constmint. is t,he l / f and therma.1 noise coming from the microl)lione amplifier because of its high closed loop gain. It, can be shown that the noise performances of t.he rea.lized amplifier are a t the limit of w1ia.t is a.chieva.ble in CMOS technology. The offset voltage and noise are not, critical parameters for the on chip power buffer because of low closed loop gain. Driving a. 5OQ 1oa.d a t low supply voltage and a t low power consumption presents a real challenge. A wellknown class AB, single ended structure [2] is extended to a fully differential topology. The combined P and N channel differential sta.ge used in a fully differential structure with accurate common inode output balance [3] and quiescent current, coiit,rol circuit,ry solves the very demanding requirements at, low supply voltage in a new way.
In Section 2, we present some problems and possible solutions associa. critical opainp must, be reduced t,o ret,a.in the required dynamic range. Another problem is the coupling of "digital" noise entering t,he sensitive analogue pat,hs from tlie large digita.1 portion of t.he chip. To overcome these problems, t,lie following design t.echniques were used: fully different,ial struct.ure from tlie microphone amplifier to the modulator, D/A converter and "power" buffer, electrically symmetrical layout, a design technique which keeps a.11 the signals always in the optimal volta.ge range, appropriate biasing, gain bootstrap, quiescent power control circuitry for power buffers, careful circuit a.nd hyout design technique for noise reduction, shielding of sensitive analogue paths, separat,ion of supply lines for sensitive analogue and digit,al portions of the front-end and appropriate supply of the mixed signal modules such as modulator and the D/A converter, etc.
Bias and voltage reference
Bias circuit is a,n importmalit module for proper operation of the ana.logue front-end a t low voltage. To sat,isfy the requireinent,~ over temperature and process, tlie bias current, should be constant or slightly increa.sing wit,h temperataure to compensate for example mobility degradations [5] . Pure PTAT behaviour using coiiipa.t,ible-vertica.1-bipolar t,ransistors is minimized by using a. polysilicoii resistor. T h e nominal base-emit,or volta.ge depends on the selected emitorcurrent. and its a.bso1ut.e value depends on the temperat,ure range of opera.tion. To gua.rantee as low supply volt,a.ge a.s possible for a, given t,echnology, simple low volt.age current mirrors in the collect~ors are used. The right, choice of t.ransist.or cha.nnel length for the current mirrors is important if we know that central bias genera.tor does not. need to be very accurate. If t,he syst.em needs an a.ccura.t,e a.bsolute va.lue of current,s, t,hey have to be generat,ed from a stable voltage source (ha1idga.p). Figure 2 shows a simple bias circuit, which requires a minimum supply voltage greater The maximum Vje voltage depends on the transistor current I b and the lowest temperature required, which is also the most critical parameter. To achieve low voltage operation, the current I b must be sinall and the ( W / L ) ratio of the MOS transistors large. A short channel MOS transistor has a 1ouc.r threshold voltage, but this parameter must be used with caution because of PSRR problems.
T h e analogue front-end in the presented design operates with a symmetrical reference voltage of *O.GV around ground level, which is fixed in the middle of the optimal operating supply voltage. The bandgap reference (figure 3) is built of CMOS compatible vertical- 
Operational amplifiers
T h e following design considerat ions were t,aken into consideration during the design of t,he low supply voltage operational amplifiers used in the present,ed analogue front-end: 0 A fully differential structure helps to maintain the dynamic range and reduce the crosstalk from the noisy substrate if thc layout is electrically symmetrical. The most. crit,ical design pa.ramet. prox. 4 7 7 V / m thermal noise voltage at 25°C and it is known for a MOS txansistor t1ia.t its l / f noise cont,ribut.ion is bigger and harder 1.0 control tha,n thermal noise in t.he specified frequency ba.ndwidth.
Each input, tra.nsist.or pa.rt,icipates t.0 the equivalent, inpiit, referred noise voltage by adding its noise power. Noise spect,ra.l densit,y a.t the out,put, is rela.t.ed 1.0 t.he closed loop ga.in set.t,ing a.nd the transfer funct.ion of t,he operational amplifier. Two ident,ical input, pairs cont,ril,iite 3dB higher noise than a single-input, st8age pair. The common mode feedback st.age has a resistive noise source connected from the amplifier out,put (common mode feedback detector), which is compressed hy t,he amplifier ga.in, so it ca,n be neglect.ed if t.lie closed loop gain of the amplifier is sma.ll. A coininon-mode amplifier differential pa,ir is 6dB less noisy than an ordina.ry input pair, because the devices ha.ve twice t.he size and current of the input pair. Common load devices contribute to noise wit.11 t,lieir transconcluct,ances rela.t,ed to input devices. The device mea rat.io, conductance factor pCo, a.nd N or P type flicker coefficient difference, define the act,ua.l noise performance. It, is possihle to design CMOS input. st.ages wit,h small l/f and thermal noise in a specified voice frequency range. Resistor strings and input, swit.ches a.dd their noise power to the total noise power. The cont.ribut,ion of resistors is different for different. gain set,tings. Ta.ble 1 gives important characteristics of the microplione a.mplifier. A relatively la.rge a.rea. ( layout. on Figure G ) a.nd supply current are needecl t,o achieve t.he noise requirements. Figure   7 shows The measured input. referred equivalent, noise volt,age of t,he microphone amplifier.
Noise reduction technique
hlinimizing t h e gate length L and maximizing tlie available DC bias current of the first stage devices where I b represents the noise current associated with the current source transistor of the differentia.1 sta.ge. The l / f noise contribution of Ts is minimized by choosing as large as possible a. gat,e length. Other noise sources, such as parasitic noise due to poly gat.e wit,li resistance Rpoly = 4 K T l / R , and substrate with resistance R J u b = 4Ii'Tl/Rb, were minimized by a proper layout. The input sta.ge is designed as common centroid geometry with gat,es connected from both sides by metal wire.
The substrate contributes to t,he noise power with substrate resistivity (n-well) and substrat,e transconductance (the substra.te should be connected to a volt.- age potent,ial which is as far away as possible from the transistor source). If the substrate is connected to the supply, it has constant resistivity, but couples substrate noise to the input stage. So for a high ga.in and low noise a.mplifier operating on a noisy substrate, the input traasistors substrate must be connected to its own source. Furthermore, resistive underpasses in the signal path t o the amplifiers input should be a.voided. The noise contribution of all other t.ransistors in the a.mplifier should also be considered and optimized, bemuse their noise contributions are not. negligible. However, the actual sizes of input and load devices are the function of input voltage range, a.mplifier bandwidth, stability, and noise requireinent,s. Unfortunately, some effects are in contradiction; for instance, decreasing the input transistor channel length decreases thermal noise but lowers the ava.ilable input volta.ge range. The overall noise spectrum of the continuous time amplifier is a function of the close loop gain structure ( Figure 5 where
Both out.put, transist,ors me optimized for maximum t,ranscoiiduct,aace a i d are suit.a.ble for driving h r g e capacitive and low resistive 1oa.d~. T h e quiescent current is measured in the crossover region for each output t.ransist.or and compared to the predetermined bias current [2]. Perfect matching of all four control circuits is not necessary bemuse they all use a stabilized a.nd equal bias current level. The total supply current. varia.t.ions wit,h temperature, process and supply, t,aking into account a 10 mV random offset voltage varia.tion, is 15% over a. wide supply voltage range ( 2.8 V t.o 5 V). To equalize HD with temperature, a modified PTAT bia.sing is used. Figure 9 shows the connect,ion of the a.mplifier. The major dra.wback of ism Figure 9 : Power buffer as inverting amplifier the operational amplifier from Figure 8 is the signal dependent gain ( 5% over the full range ). The reason is transconductance mismatch due to the low channel length of input devices. Figure 10 shows the layout of the power buffer, while Figure 11 shows the measured output spectrum of the buffer a t Vsup = 3V, 
Coiiclusioiis
Design considerat.ions a n d mea.sured resultss of a low volt,age, low noise amplifier and power a.mplifier are presei1t.d in t.he art,icle. They are used in a programniablt. analogue front~-riitl for digital voice terminals. A measured equivalent. input referred RMS noise voltage of 5 . l n V / m in the voice frequency band 1va.s achieved; t,liis is a t t.he limit for CMOS technology a.nd was possible only by using very ca.reful circuit a.nd layout design techniques. The output buffer is capable of delivering 30m\\' power int,o 50Q load at 3V supply antl 0.5% HD distohons with the quiescent supply current sufficient.ly low. The measured results of import.ant. para.met,ers for both a.mplifiers are given in the alticle.
